
2000 Microchip Technology Inc.
Preliminary
DS41124C-page 135
PIC16C745/765
FIGURE 16-5: CLKOUT AND I/O TIMING
TABLE 16-3:
CLKOUT AND I/O TIMING REQUIREMENTS
Param
No.
Sym
Characteristic
Min
Typ
Max
Units
Conditions
10*
TOSH2CKLOSC1
↑ to CLKOUT↓
—
75
200
ns
Note 1
11*
TOSH2CKHOSC1
↑ to CLKOUT↑
—
75
200
ns
Note 1
12*
TCKR
CLKOUT rise time
—
35
100
ns
Note 1
13*
TCKF
CLKOUT fall time
—
35
100
ns
Note 1
14*
TCKL2IOVCLKOUT
↓ to Port out valid
——
0.5 TCY + 20
ns
Note 1
15*
TIOV2CKH
Port in valid before CLKOUT
↑
TOSC + 200
——
ns
Note 1
16*
TCKH2IOI
Port in hold after CLKOUT
↑
0
——
ns
Note 1
17*
TOSH2IOVOSC1
↑ (Q1 cycle) to Port out valid
—
50
150
ns
18*
TOSH2IOIOSC1
↑ (Q2 cycle) to Port input invalid (I/O in hold
time)
100
——
ns
19*
TIOV2OSH
Port input valid to OSC1
↑ (I/O in setup time)
0
——
ns
20*
TIOR
Port output rise time
—
10
40
ns
21*
TIOF
Port output fall time
—
10
40
ns
22*TINP
INT pin high or low time
TCY
——
ns
23*TRBP
RB<7:4> change INT high or low time
TCY
——
ns
* These parameters are characterized but not tested.
Data in “Typ” column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
These parameters are asynchronous events not related to any internal clock edge.
Note 1: Measurements are taken in EC Mode where CLKOUT output is 4 x TOSC.
2: FINT = OSC1 when PLL is disabled.
FINT
CLKOUT
I/O Pin
(input)
I/O Pin
(output)
Q4
Q1
Q2
Q3
10
13
14
17
20, 21
19
18
15
11
12
16
old value
new value
745cov.book Page 135 Wednesday, August 2, 2000 8:24 AM